A

A1

A saucy minimal RISC core in Verilog